




Unified Design Flow for Silicon Photonics



Outline

- Silicon photonics flow introduction
- Photonic IC circuit simulation with INTERCONNECT
- PDK driven flow with Pyxis and Calibre
 - Design capture and implementation with Pyxis
- PDK driven flow with Pyxis and Calibre (continued)
 - Physical verification Calibre
 - PhoeniX Collaboration
- Photonics + CMOS
- Available PDKs

What's new ?



The screenshot shows the Mentor Graphics News Room page. The header includes the Mentor Graphics logo, navigation links (Products, Solutions, Training & Services, Company, Blogs), a SUPPORT button, and a Sign In/Create Account link. The News Room section has a search bar and a breadcrumb trail: Home > Company > News > Mentor Graphics and Lumerical Unify Optical Design and Simulation Flow. A left sidebar lists various design categories: Physical Verification, Circuit Verification, Design for Manufacturing, Calibre Interfaces, Custom IC Design, Analog/Mixed-Signal Verification, Digital IC Design, Products & Resources, and a Blog. The main content area features a press release titled "Mentor Graphics and Lumerical Unify Optical Design and Simulation Flow" dated September 19, 2014. The release text describes the integration of Lumerical's INTERCONNECT with Mentor's Pyxis and Calibre platforms. A quote from Professor Lukas Chrostowski is highlighted in a box at the bottom of the page.

Mentor Graphics and Lumerical Unify Optical Design and Simulation Flow

WILSONVILLE, Ore., September 19, 2014 – Mentor Graphics Corporation (NASDAQ: MENT), a leader in electronic design automation, today announced an integration with Lumerical's INTERCONNECT to enable new silicon photonics design methodologies that leverage the Pyxis™ and Calibre® platforms. With the INTERCONNECT integration, users are now able to perform optical circuit simulation directly from the Pyxis Schematic.

With this integration, users can capture a photonic design and testbench, set up optical

IC Nanometer Design Press Releases

Mentor Graphics and Lumerical Unify Optical Design and Simulation Flow (SEP 19, 2014)

Mentor Graphics Tools Fully Enabled on Intel's 14nm Processes for Customers of Intel Custom Foundry (JUN 3, 2014)


Mentor Graphics Supports a Common

"Over the last three years, we've adopted Mentor and Lumerical tools to develop PDK- driven silicon photonics methodologies for our programs," said Professor Lukas Chrostowski, SiEPIC Program Director. "Lumerical provides excellent optical simulation tools, Mentor's Calibre provides best in class verification and Mentor's Pyxis provides the right framework for silicon photonics design. Our next workshop scheduled for October 24-28 includes a Pyxis PDK and fabrication with IME."

A complete design flow for silicon photonics

SILICON PHOTONICS FLOW INTRODUCTION

Design flow for silicon photonics





A generic, non-proprietary silicon photonics design kit is available for download at <http://www.siepic.ubc.ca/GSiP>

A complete design flow for silicon photonics

***PHOTONIC IC CIRCUIT SIMULATION WITH
INTERCONNECT***


Photonic IC circuit simulation

- Frequency domain simulation: Scattering data analysis
 - Supports bidirectional, multimode and multichannel optical circuits




Photonic IC circuit simulation

- Frequency domain simulation: Scattering data analysis
 - Supports bidirectional, multimode and multichannel optical circuits



Photonic IC circuit simulation

- Frequency domain simulation: Scattering data analysis
 - Supports bidirectional, multimode and multichannel optical circuits





Photonic IC circuit simulation

- Frequency domain simulation: Scattering data analysis
 - Supports bidirectional, multimode and multichannel optical circuits


Hierarchical Photonic
Circuit Definition

Scattering
data simulator




Photonic IC circuit simulation

- Time domain simulation: Transient analysis
 - Supports bidirectional, multimode and multichannel optical circuits



Photonic IC circuit simulation

- Time domain simulation: Transient analysis
 - Supports bidirectional, multimode and multichannel optical circuits






A complete design flow for silicon photonics

DRIVING INTERCONNECT FROM PYXIS



Driving INTERCONNECT from Pyxis

- Frequency domain spectral response
 - Interactively setup sizing and DC biasing of modulators in Pyxis with Lumerical INTERCONNECT ONA simulation
 - View results in Mentor's EZwave results viewer



Driving INTERCONNECT from Pyxis

- System level time domain simulation
 - User remains in Pyxis Schematic / EZwave cockpit for electrical and optical simulation




A complete design flow for silicon photonics

PDK DRIVEN FLOW WITH PYXIS AND CALIBRE


Design Creation/Capture

- A complete environment to capture and simulate IC design concepts
- Supports Mixed Signal Language Modeling Formats
 - VHDL, Verilog, VHDL-AMS, Verilog-AMS
 - SPICE, VerilogA
- Integrated simulation flow supports fast iterations and analysis
- PDK driven to enable full design flow from schematic capture to post-layout simulation




Design Intent Based Property Editing

- Pyxis enables PDKs to be developed to assist to enter design parameters by system properties, not geometries
- Prototype Preview:



Silicon Photonics Schematic (with Actives)





- Photonic and electrical connections automatically detected
- PDK supplied schematic checks for photonic connections
- Schematic connectivity drives layout directly



Pyxis Framework Supports

All Angle Editing


- Pyxis Layout has been designed to support non-orthogonal layout
- Can add and rotate objects (paths, shapes, instances, devices) at any angle
- Current uses:
 - ↗ MEMs
 - ↗ TFT
 - ↗ Custom Power Devices
 - ↗ Silicon Photonics



MEMS Design Implementation


Pyxis Layout

- Pyxis Layout used by five of the top ten suppliers
- Design types
 - Inkjets
 - Microphones
 - Accelerometers
 - Pressure sensor
- Leverages Pyxis Layout's unique capabilities in curvilinear applications




Schematic/Connectivity Driven layout


- Connectivity-driven layout from both schematic (SDL) and netlist
- PCell support for fast foundry-correct layout
- Interactive connectivity driven routing for fast interconnect with waveguides or metal



Schematic/Connectivity Driven layout



- Connectivity waveguide routing implemented using IRoute interactive router
- Supports overlap layers
- Keeps track of waveguide length and other key parameters for simulation






Physical Verification for Silicon Photonics

Calibre Verification Platform

Mentor
Graphics


lumerical
illuminating the way

- Reducing “False” DRC Errors
- RealTime design integration
- Recognize & extract photonic devices
- Open detection & short isolation
- Wave guide curvature verification
- Lithographic Simulation





Drawn

Litho-simulated




Lithography Simulation

- Ideal sharp edges of grating will smooth due to lithography resolution
- This change in geometry will affect component attributes
- Run a Calibre LFD lithography simulation directly in Pyxis Layout window with Calibre RealTime or on exported GDS/Oasis data



Simulation of Lithography Effects

- Comparison of device designed with 40 nm square corrugations
- Litho Correction and FDTD Solutions simulations match experimental Bragg bandwidth




[Xu Wang](#), et al., "Lithography Simulation for the Fabrication of Silicon Photonic Devices with Deep-Ultraviolet Lithography", *IEEE GFP*, 2012

Original

Litho simulated

Calibre RealTime Interface

- Sign-off quality DRC as you edit, using standard Calibre decks
- Setup and Manage DRC Checking Recipes
- Navigate and fix errors in the design tool
- Supports Calibre Interactive LVS, DRC, xRC/ xACT and PERC



Real-time signoff DRC means better layout in less time

The Pyxis Framework

Data Management with Revision Control

The screenshot displays the Pyxis Project Manager interface. The main window shows a project tree on the left with folders like 'Simulation' and 'WDM_2_Ch', 'WDM_4_Ch', and 'WDM_8_Ch'. The central pane shows a table of objects with columns 'Object', 'Type', and 'Revision Control'. The 'RM_WDM8_RR' object is selected, and its context menu is open, showing options like 'New', 'Open', and 'Revision Control'. The 'Open' option is highlighted, and a sub-menu shows 'INTERCONNECT'. Below this, the 'Lumerical INTERCONNECT - RM_WDM8_RR.icp' window is visible, showing a circuit diagram. To the right, the 'Object History' dialog is open, showing a table of revisions for the selected object.


Rev...	Author	Timestamp	Comment
3	aedemo	2013/02/28 13:38:30	Revert back to workshop paramters
4	aedemo	2013/02/28 13:40:51	No comment
5	aedemo	2013/02/28 13:41:14	Rolled back to revision 1
6	aedemo	2013/02/28 13:43:31	Reorganized analyzers
7	aedemo	2013/02/28 13:45:52	Modified split ratio from detector array

- Pyxis Project Manager can easily manage 3rd party data and tool invocation with ClioSoft SOS EDA style revision control

Enhancing Methodology

PhoeniX Collaboration

- Using CMS Call backs for D.I.B. property editing
 - Designer enters time delay, width and desired wavelength
 - PhoeniX returns implementation parameters to schematic and layout
 - PhoeniX creates PCell enabling full Schematic Driven Layout




A complete design flow for silicon photonics

PHOTONICS + CMOS


Photonics + CMOS

Common data management environment

- Pyxis Project Manager enables multi-project viewing
- Silicon Photonics design project
 - GSiP PDK
- CMOS design project
 - generic13 PDK




Pyxis integration to AMS products



Photonics + CMOS

Comprehensive simulation setup



- Setup and configure simulation analyses available with the simulator



Photonics + CMOS


Post-simulation results analysis

- Cross-probe to EZwave with matching color
- Annotate simulation values directly to schematic



Photonics + CMOS



Hierarchy based model configuration




- Navigate by design hierarchy or by component listing
- Bidirectional cross selection between hierarchy navigator and schematic
- Configure models for multiple selected instances

Photonics + CMOS

Diagnostic Simulation




Aging analysis: hot carrier and NBTI analysis -user definable models




Photonics + CMOS

Generic13 CML Driver Example




Ring Modulator in reverse bias equivalent capacitance
~300fF



Driving INTERCONNECT from Pyxis

- System level time domain simulation
 - ↗ User remains in Pyxis Schematic / EZwave cockpit for electrical and



Pyxis Schematic / EZwave Cockpit

Photonic Circuit
Simulation
*Lumerical
INTERCONNECT*

Electrical Simulation
*Eldo,
Questa ADMS*



A complete design flow for silicon photonics

AVAILABLE PROCESS DESIGN KITS

PDKs for Silicon Photonics

- IME and IMEC Foundry PDKs
(Available through CMC/Si-EPIC)

➤ “designed to train undergraduate and graduate students and postdoctoral fellows across Canada in the new discipline of ... (ICT) systems that involves miniaturization of optical components onto silicon chips”



Si-EPIC



<http://siepic.ubc.ca>

- Working directly with A*STAR IME to replace OpSIS offering**




- IMEC (PDK in development)



➤ Basic PDK available – working on full flow functionality

IME

- Passives
- Modulators
- Detectors
- Edge / grating coupling






PDKs for Silicon Photonics

IME's Silicon Photonics Process Platform

Process overview

- 220nm Si/3 μm buried oxide (BOX) SOI
- Front-end process
 - 2 Si partial etches, 1 full etch to BOX
 - 6 implants for active devices
 - Ge epitaxial growth
- Backend process
 - 2 Al metal layers with W via plugs, TiN heater layer between the 2 metal layers
 - 120 μm deep Si trench






Photonic devices includes but not limited to Si passives (couplers, waveguides, crossings, splitters, bends, etc.), Si MZI MOD, Ge *pin* PD, and TiN heater



PDKs for Silicon Photonics

IME's Silicon Photonics Technology Overview


Component	Description
SOI substrate	220 nm Si/ 3000 nm buried oxide, 200 mm
Wavelength	1310 nm (datacom), 1550 nm (telecom)
Passive devices	Routing, splitting, filtering, multiplexing, etc e.g. WGs, splitters, directional couplers, MUX
Couplers	Fiber-to-chip coupling & vice versa, e.g. vertical & edge
Heater	Thermal tuning, thermal modulation
Active devices	Modulating and detecting e.g. Ge Photodetector and Si MZI Modulator
Electronics	Hybrid (Through wire bonding or flip-chip)



NDA neutral GSiP PDK with tutorials

Available now!

- The Pyxis Wave reference packages provides extended features for Silicon Photonics PDK development
- Supports tiered custom PCell loading
- Waveguide routing enables full SDL flow
- Contains NDA neutral Silicon Photonics PDK created by University of British Columbia





THANK YOU!

